A $16$K X $4$ memory uses coincident decoding by splitting the internal decoder into

X$$selection and Y$$selection$.$

$($a$)$ What is the size of each decoder, and how many AND gates are required for decoding

the address?

$($b$)$ Determine the X and Y selection lines that are enabled when the input address is the

binary equivalent of $6,000.$