Answered step by step
Verified Expert Solution
Link Copied!

Question

1 Approved Answer

A single-cycle processor has a cycle-time, T = 5 ns and processes one instruction every cycle, CPI = 1.0. All basic device timing parameters are

image text in transcribedimage text in transcribed

A single-cycle processor has a cycle-time, T = 5 ns and processes one instruction every cycle, CPI = 1.0. All basic device timing parameters are given on the front page. We wish to pipeline this processor. The throughput is defined, PA (measured with units IPS) (CPI) At You MUST show algebraic expressions for all calculations before substituting numbers. (-ve score warning) Let N = the number of pipeline stages. Let At = cycle time for the pipelined processor. Let O = the per stage timing overhead. a) Calculate the unpipelined throughput in units of MIPS. b) State an expression for the pipelined cycle time. Do not substitute values. c) Derive an expression for the pipelined throughput. Do not substitute values. Assume that cache penalties cause interruptions with a penalty of (N-1) cycles and occur at a rate C. branch instruction hazards cause interruptions with a penalty of N/2 cycles and occur at a rate B. d) Derive an expression for the optimal number of pipeline stages. e) Given O= 1 ns, C-20% and B-10%, calculate a numerical bound on the number of pipeline stages. A single-cycle processor has a cycle-time, T = 5 ns and processes one instruction every cycle, CPI = 1.0. All basic device timing parameters are given on the front page. We wish to pipeline this processor. The throughput is defined, PA (measured with units IPS) (CPI) At You MUST show algebraic expressions for all calculations before substituting numbers. (-ve score warning) Let N = the number of pipeline stages. Let At = cycle time for the pipelined processor. Let O = the per stage timing overhead. a) Calculate the unpipelined throughput in units of MIPS. b) State an expression for the pipelined cycle time. Do not substitute values. c) Derive an expression for the pipelined throughput. Do not substitute values. Assume that cache penalties cause interruptions with a penalty of (N-1) cycles and occur at a rate C. branch instruction hazards cause interruptions with a penalty of N/2 cycles and occur at a rate B. d) Derive an expression for the optimal number of pipeline stages. e) Given O= 1 ns, C-20% and B-10%, calculate a numerical bound on the number of pipeline stages

Step by Step Solution

There are 3 Steps involved in it

Step: 1

blur-text-image

Get Instant Access to Expert-Tailored Solutions

See step-by-step solutions with expert insights and AI powered tools for academic success

Step: 2

blur-text-image

Step: 3

blur-text-image

Ace Your Homework with AI

Get the answers you need in no time with our AI-driven, step-by-step assistance

Get Started

Recommended Textbook for

Oracle Databases On The Web Learn To Create Web Pages That Interface With Database Engines

Authors: Robert Papaj, Donald Burleson

11th Edition

1576100995, 978-1576100998

More Books

Students also viewed these Databases questions