Analyze the following digital circuit that contains two JK flip flops with initial conditions A = 0 and B = 1. Pay attention to whether each flip-flop is rising edge or falling edge. Complete the timing diagram for signals JA, KA, JB, KB, A, and B. W Cik CIK W JA JB KB. A B KQ A K B