Question
Assume that the memory address of a computer system is 32 bit. The memory location is byte addressed. Suppose we use a direct mapped cache
Assume that the memory address of a computer system is 32 bit. The memory location is byte addressed. Suppose we use a direct mapped cache for this computer system. The widths in a 32-bit virtual address for byte offset (in block), cache index, and cache tag are 5 bits, 11 bits, and 16 bits, respectively.
(a) How large is the address space? What size is a cache block?
(b) What is the total size of the direct mapped cache?
(c) Suppose the cache size is fixed and is fully associative now. What range of bits of the cache index, and the offset?
(d) Suppose the cache size is fixed and is 4-way associative now. What are range of bits of the cache index, and the offset?
Step by Step Solution
There are 3 Steps involved in it
Step: 1
Get Instant Access to Expert-Tailored Solutions
See step-by-step solutions with expert insights and AI powered tools for academic success
Step: 2
Step: 3
Ace Your Homework with AI
Get the answers you need in no time with our AI-driven, step-by-step assistance
Get Started