Consider a 32-bit microprocessor, with a 16-bit external data bus, driven by an 400-MHz input clock. Assume that this microprocessor has a bus cycle whose minimum duration equals four input clock cycles. What is the maximum data transfer rate across the bus that this microprocessor can sustain, in bytes/s?