Consider a CPU with a TLB that caches 1024 page table entries. An access to the TLB takes 500 ps. One access to main memory takes 1000 ps. What is the TLB hit rate such that the effective memory access time is 1600 ps? 0.9125 0.9 0.92 0.89