Consider that we have given a clock signal to be used in our digital circuits. Assume we need an additional clock signal for some specific part of the circuitry that needs four times the period of our original clock signal. Design this additional circuit using behavioral level Verilog HDL