Design a synchronous counter using J-K FFs that has the following sequence: 000, 010, 101, 111, and repeat. The undesired (unused) states 001, 011, 100, and 110 must always go to 000 on the next clock pulse.

Design this circuit and draw it in Logisim.