digital logic chapter 6

1. Design a circuit for a single input and single output finite state machine FSM that produces an output of 1 if the input sequence it detects either 1010 or 1111 patterns. Overlapping sequences should be detected. (a) Moore FSM (All design steps) (b) Mealy FSM (State diagram and state table only)