Fibonacci numbers, I. Draw the block diagram for a datapath circuit to compute 16- bit Fibonacci numbers. During each cycle, the circuit should output the next Fibonacci number (starting with 0 after reset). The circuit should signal when the next number is larger than 16 bits. Fibonacci numbers, II. Implement your datapath FSM from Exercise 16.8 in Verilog