Figure below shows a schematic of multilayer interconnect for a CMOS chipset. Consider the upper layer of metal has the following parameters of w=0.75 m, tdi 0.45 m, r=0.5 um, and s= 0.2 m. Assume Ex= 3.9 and & 88.5 fF/ m. a. Determine the Capacitances of Carea, Clateral, and Cfringe b. Calculate the capacitance of middle wire when wires are widely spaced. HH Metal2 HEA Cringe area Metall 4-11 Substrate