For the timing diagram shown below, draw the outputs Q and Qn for a rising edge triggered D flip flop with active low.

7.1.10 For the timing diagram shown in Fig. 7.37, draw the outputs Q and On for a rising edge triggered D-flip-flop with active LOw Clock Reset Fig. 7.37 D-Flip-Flop timing diagram exercise 2