how to use Altera Hardware description language$($AHDL$)$ Design a $6-$bit shift register using AHDL. The serial data input is

ser$\_$in and the outputs are $q[5\mathrm{.}0].$ It is enabled by an

active$-$HIGH control shift and has a higher priority active$-$LOW

synchronous clear $($clear$).$