I need help making a counter that counts from $0$ to $5$ then stops at $5$ and keeps that value in Verilog HDL$,$ using only flip flops, Logical operators, assign statements, and primitive gates. and a clock signal