Please show all work

1. Consider the following Verilog modules: module M(a,b,c); input a,b; output c assign c = a^b; endmodule module N(a,b,c,d,e,f,g); input a,b,c,d,e,f; output g; assign g="(a&b/c&d lean; ab endmodule