pls don't copy someone's answer. I need the solution not steps.

3. A cacheline is 512 bits. How many cachelines will fit in a 4KB memory page? Show work. (5 points) For a 5 stage pipelined processor, what is the maximum number of instructions that can be completed each cycle? What is the maximum throughput of the processor? (5 points)