Problem 3: (5 pts) For the following circuit, complete the timing diagram assuming negative edge triggering. Include a timing graph for both IN and Q in relation to x. Assume the flip flop is a D flip flop. Assume the flip flop starts at 0. IN Q Clock- Clock