Problem 3 Four non-contacting regions are shown. Identify the parasitic capacitances and their size if this is fabricated in the 0.5u CMOS process. Don't forget that there is substrate below all layers. (assume this drawing is to scale) | 12 Poly Metal 1 -..---Metal2 Metal 3 -Active 9A