Provide a logic diagram for a data path with a 1-bit control input S. an 32-bit input IN. an 32-bit output OUT, and two registers RO and R1 that is capable of the following RTL functionality: S: RO leftarrow IN. OUT leftarrow IN S': R1 leftarrow RO. OUT leftarrow R1