Q$10$: Define blocking and non$-$blocking assignments. How do they differ in their execution

in a hardware description language $($HDL$)?$ Rewrite the following Verilog code using non$-$

blocking assignments to correct its behavior.input D$,$ Clock;always @$($posedge Clock$)$ Q$1=$ D;end

endmodule