Q$1$: In this exercise, we examine how pipelining affects the clock cycle time of the processor. Problems in this exercise assume that individual stages of the datapath have the following latencies:

$\backslash$table$[[$If$,$D$,$EX$,$WIM,WB$],[250ps,350ps,150ps,300ps,200ps$