Question 34 The RTL approach is more suitable in designing a large digital system with large number of states. Not yet answered Select one: Marked out of O True 1.00 P Flag question O False Question 36 In Verilog, D [7:0], means that the least significant bit is DO Not yet answered Select one: Marked out of True 1.00 False P Flag question