QUESTION 5 A synchronous sequential circuit, whose output changes whenever it detects a sequence 110, is to be designed (a) Obtain the Moore Model state diagram for the circuit. (b) Write the Verilog code including test bench to implement the circuit