Question II $-$ Processor Design $(40$ min, $/50)$

This question deals with multicycle processor architectures.

Some ISAs have support for memory instructions with post$-$increment. These

instructions perform both a load $($or store$)$ and an add to the address register.

The value added to the address register is the size of the operand loaded$/$stored$.$

For example: