Redo Problem 4.45 if gates G1 and G2 are OR gates rather than AND gates and an inverter is inserted in the ci input of G2 Problem 4.45 The full adder of Figure 4-5 is modified by adding two control inputs, E1 and Eo, and implemented as shown in the figure below (a) For each combination of values for E1 and Eo, give the algebraic expression for the outputs of the full adder (b) Assume this modified full adder is used in the parallel adder of Figure 4-3. For each combination of values for E1 and Eo, specify the function (Add, Exclusive OR, etc.) performed by the parallel adder. Gi G2 bt Figure 4-5 Sum Figure 4-3 Full C Adder Full C Adder 4Full Full C Adder Adder o