Sketch a schematic of the circuit described by the following HDL module. module exercise10(input logic a, b, c, output logic y, z); assign y = a & b & ca & b & ~c | a & ~b & c; assign z = a & b | ~a & ~b; endmodule