The following questions refer to the pipelined MIPS implementation shown above. 7. In the pipelined version of MIPS shown above: a. is the instruction latency in pipelining faster or slower? b. How is throughput changed in the pipelined version? c. how many clock cycles does each instruction require? d. what is the maximum number of instructions that can be processed concurrently