There is a 64 bytes direct mapped data cache array where each cache block contains 8 bytes on a 16 bit processor. Assume that the cache is initially empty (all valid bits are zero). Suppose we are accessing the memory locations in the order of 4,7, 10,13, 16, 68 How many of the following address requests are hits/misses? What is the hit ratio