This is a question about computer organization

In a five-stage pipelined processor, multiple exceptions may occur at the same clock cycle. e. if multiple exceptions have occurred at the same time, which PC should be identified and saved for precise interrupt