Using the information in the State$/$Output table below, complete the design of the circuit using Master Slave J$-$K flip$-$flops and derive the excitations and output equations. It is not necessary to draw the logic schematic.

Next State