VHDL CODE

Realize a Square Root Carry Select Adder on 16 bits (see Lecture 5) but able to handle signed numbers like in (2). Use block sizes of 2-2-3-4-5 bits respectively.

Can you please help me with the module and the testbench.