What are the different modeling styles in VHDL? Give the syntax for entity Give the syntax for architecture What is the difference between entity and architecture? What is the difference between the schematic generated on RTL analysis and schematic generated after synthesis? How do you set the run time for simulation? What does FPGA stand for