whic of the following is true for the given verilog code 'timescale lns/ lps module flipflop (Q,D,Clk); input D, clk; output Q : alwayse (posedge clk) begin Q