1. Which VHDL statement produces a clock that is 200 MHz? Explain your answer.
   1. clk <= not clk after 2.5 ns;
   2. clk <= 0 when clkevent and clk=1;
   3. clk <= not clk after 5ns;
   4. clk <= clk + 5ns;