Write a finite state machine (FSM) for an automatic reversible 6 modulo counter as follows: The counter counts 0, 1, 2, 3, 4, 5 (when its internal memory input is registering 0) and reverses: 5 4, 3, 2, 1, 0 (when its internal memory input is registering 1)