Write a VERILOG description of an ALU with two $32-$bit inputs, A and B$,$ and a $32-$bit output Result

$-$ASAP$-$