Write a verilog HDL code to implements 8-bit register can be cleared, loaded, shifted left.

Note: You have these pins as inputs clk,clear,shift,load,shift_in

And output:shift_out,reg_out.