Write a VHDL code for Top-Level design and Instantiate a generic 4 to 1 MUX. Draw a diagram of your Implementation. - Your Diagram should look somewhat similar to the one below. Top-Level Design 4 to 1 MUX