3. Use the single pulse FPGAcore functions on each raw sensor input to produce state machine sensor inputs that go High for only one clock cycle per passage of a train.

Rework the state machine design with this assumption and repeat problem 1 or 2.