Question: An amplifier stage is shown in Fig. 7.41 where bias current I B is adjusted so that V O = 0 V dc. Take V

An amplifier stage is shown in Fig. 7.41 where bias current IBis adjusted so that VO= 0 V dc. Take VSUPPLY= 10 V.

(a) Calculate the low-frequency, small-signal trans-resistance Ï…o/ii and use the zero-value time-constant method to estimate the ˆ’3-dB frequency. Data: npn: β = 100, fT = 500 MHz at IC = 1 mA, Cμ0 = 0.7 pF, Cje = 3 pF (at the bias point), Ccs0 = 2 pF, rb = 0, and VA = 120 V. Assume n = 0.5 and ψ0 = 0.55 V for all junctions. pnp: β = 50, fT = 4 MHz at IC = ˆ’0.5 mA, Cμ0 = 1.0 pF, Cje = 3 pF (at the bias point), Cbs0 = 2 pF, rb = 0, and |VA| = 50 V. Assume n = 0.5 and ψ0 = 0.55 V for all junctions.

(b) Repeat (a) if a 20-pF capacitor is connected from collector to base of Q1.

Fig. 7.41:

VSUPPLY )'s + i; 'a + 30 k2 Q2 Q3 -VSUPPLY

VSUPPLY )'s + i; 'a + 30 k2 Q2 Q3 -VSUPPLY

Step by Step Solution

3.42 Rating (158 Votes )

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock

a Q 1 V CB 10 06 94 V V BS 20 06 194 V C 1 764 PF at I C ... View full answer

blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Document Format (2 attachments)

PDF file Icon

1528_605d88e1b8e23_686933.pdf

180 KBs PDF File

Word file Icon

1528_605d88e1b8e23_686933.docx

120 KBs Word File

Students Have Also Explored These Related Analysis and Design Integrated Circuits Questions!