Question: For each part of this exercise, assume that initially all caches lines are invalid, and the data in memory Mi is the byte i (0X00

For each part of this exercise, assume that initially all caches lines are invalid, and the data in memory Mi is the byte i (0X00 For each of the following parts,

■ Show the final state (i.e., coherence state, sharers/owners, tags, and data) of the caches and directory controller (including data values) after the given transaction sequence has completed;

■ Show the messages transferred (choose a suitable format for message types).


a. [10] C3: R, M4. C3: R, M2 C7: W, M4

image text in transcribed


a. [10] C3: R, M4. C3: R, M2 C7: W, M4

Step by Step Solution

3.37 Rating (147 Votes )

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock

The question seems to be about simulating a cache coherence protocol in a multiprocessor system Each part lists a sequence of read and write transactions to various memory addresses from different cac... View full answer

blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related Computer Architecture Questions!