We begin with a computer implemented in single-cycle implementation. When the stages are split by functionality, the
Question:
We begin with a computer implemented in single-cycle implementation. When the stages are split by functionality, the stages do not require exactly the same amount of time. The original machine had a clock cycle time of 7 ns. After the stages were split, the measured times were IF, 1 ns; ID, 1.5 ns; EX, 1 ns; MEM, 2 ns; and WB, 1.5 ns. The pipeline register delay is 0.1 ns.
a. What is the clock cycle time of the 5-stage pipelined machine?
b. If there is a stall every 4 instructions, what is the CPI of the new machine?
c. What is the speedup of the pipelined machine over the singlecycle machine?
d. If the pipelined machine had an infinite number of stages, what would its speedup be over the single-cycle machine?
Step by Step Answer:
Computer Architecture A Quantitative Approach
ISBN: 978-8178672663
5th edition
Authors: John L. Hennessy, David A. Patterson