What device does the following Verilog code represent? reg Qtmp; always @(CLK,RST) begin if(RST == 1'b1) Qtmp

Question:

What device does the following Verilog code represent?
reg Qtmp;
always @(CLK,RST)
begin
if(RST == 1'b1)
Qtmp = 1'b0;
else if(CLK == 1'b1 && T == 1'b1)
Qtmp = ~Qtmp;
else 

begin
end
Q <= Qtmp;
end

Fantastic news! We've Found the answer you've been seeking!

Step by Step Answer:

Related Book For  book-img-for-question

Digital Systems Design Using Verilog

ISBN: 978-1285051079

1st edition

Authors: Charles Roth, Lizy K. John, Byeong Kil Lee

Question Posted: