Design a parity generation circuit for a 5-bit data (4-bit message with an even parity bit) to be transmitted by computer X. The receiving computer Y will generate an error bit, E = 1, if the 5-bit data received has an odd parity; otherwise, E = 0. Draw logic diagrams for both parity generation and checking using XOR gates.