$3\mathrm{.}18$ The microprocessor of Problem $3\mathrm{.}14$ initiates the fetch operand address stage of the decrement memory direct instruction at the same time that a keyboard activates an interrupt request line. After how long does the processor enter the interrupt processing cycle? Assume a bus clocking rate of $50MHz.$