Consider the sequential circuit whose state diagram is given Fig. 5.10, design this circuit using J-K flip flop according to the following procedure. a) Write the state table. b) Derive the flip-flop input and output equations. c) Draw the logic diagram. d) Draw the timing diagram for 5 clocks when x = 1 and the initial state is (00)