Considering Verilog programming, which of the following statements is TRUE? $*$

$(-/2$ Points$)$

Verilog is NOT case sensitive

You can NOT define more than one module in the same $"v^{\text{'}\text{'}}$ file

Wires can NOT be used without definition in the module

None of the above