Design the Verilog code for the following $81$ multiplexer shown in $($a$)$ using the $21$

$($a$).8$x$1$ Multiplexer

multiplexer shown in $($b$).$