Draw the optimized hardware you would obtain if you synthesize the following Verilog code, emphasizing minimum area. Show the steps/reasoning by which you obtained the optimized hardware. (a)module devicel) wire clk, rst; always e (posedge clk, negedge rst) LE rt) begin out