Sketch the equivalent circuit described by this VHDL entity. entity X is port (X,Y,Z in std logic; out std logic); q,r end X; architecture behaviour of X is signal int : std_logic; begin int